Abstract-A power-efficient wireless capacitor charging system for inductively powered applications has been presented. A bank of capacitors can be directly charged from an ac source by generating a current through a series charge injection capacitor and a capacitor charger circuit. The fixed charging current reduces energy loss in switches, while maximizing the charging efficiency. An adaptive capacitor tuner compensates for the resonant capacitance variations during charging to keep the amplitude of the ac input voltage at its peak. We have fabricated the capacitor charging system prototype in a 0.35-μm 4-metal 2-poly standard CMOS process in 2.1 mm 2 of chip area. It can charge four pairs of capacitors sequentially. While receiving 2.7-V peak ac input through a 2-MHz inductive link, the capacitor charging system can charge each pair of 1 μF capacitors up to ±2 V in 420 μs, achieving a high measured charging efficiency of 82%.
I. INTRODUCTION

I
NDUCTIVE power transmission across the skin is currently the only viable solution to deliver sufficient power to implantable medical devices (IMDs) without imposing size and capacity constraints of rechargeable batteries [1] . In these IMDs, large capacitors have been utilized as temporary energy sources, which supply the low-power IMDs or augment the inductive power when it is interrupted or insufficient [2] , [3] . Capacitors are also used in neural stimulation by storing charge and transferring it to the tissue periodically at high efficiency [4] , [5] . Therefore, it is important to rapidly charge implanted capacitors efficiently not from batteries but directly through inductive transcutaneous links, while reducing the IMD size and the risk of tissue damage from overheating.
Charging capacitors from a voltage source through a switch achieves maximum 50% efficiency, wasting half of input energy in the switch. On the other hand, charging capacitors with a current source can minimize the switching loss as the fixed charging current becomes smaller [6] . Fig. 1 shows the conventional Li-ion battery charging techniques in inductively powered devices. AC-DC converters, e.g., a rectifier or a voltage doubler, convert an ac input voltage from an inductive link to a dc supply voltage V DD , resulting in ac-dc power loss [7] . In Fig. 1 . Conventional inductive Li-ion battery charging techniques in CS mode from (a) a fixed supply voltage [8] , (b) an adaptive supply voltage [9] , and (c) a supply voltage adjusted by an external control loop [10] . Fig. 1(a) , the current source (CS) charges the capacitor directly without switches by controlling its gate voltage [8] . However, the current source still wastes energy because of the difference between supply and capacitor voltages V DD − V C . Generating an adaptive supply voltage AV DD in Fig. 1(b) keeps the dropout voltage of the current source small AV DD −V C , while suffering from the additional dc-dc power loss [9] . The charging system in Fig. 1 (c) utilizes a back telemetry link to control the inductive power, adjusting V DD depending on the V C level to reduce the voltage drop across the current source [10] . However, it requires additional sensing and control circuits as well as an external feedback loop through an optical link.
In this brief, we propose a novel capacitor charging system, which charges a bank of capacitors efficiently with a fixed charging current, directly from an ac input voltage through an inductive link. A series charge injection capacitor following the secondary L 2 C 2 tank generates a predefined charging current, like a current source, while the voltage drop across this capacitor does not dissipate power. Consequently, the fixed charging current reduces the energy loss in the charger switches, boosting the capacitor charger efficiency. The proposed system can be utilized for a power-efficient neural stimulator which efficiently charges capacitor banks and injects charge into the neural tissue periodically [5] . In the rest of this brief, Section II describes the concept and implementation of the proposed wireless capacitor charging system. Section III presents circuit details and design considerations, including an active switch driver, an adaptive capacitive tuner, and a dual-output V TH -compensated rectifier. Measurement results are in Section IV, followed by conclusions in Section V.
II. SYSTEM ARCHITECTURE
A. Capacitor Charging Concept
The concept of the proposed capacitor charging system starts from utilizing a series charge injection capacitor as a current source, which generates a fixed amount of predefined charging current. Fig. 2 shows the simplified circuit diagram of the inductive capacitor charging system, which charges a pair of positive and negative capacitors C P and C N , respectively. The secondary coil L 2 and its parallel resonant capacitor C 2 , which generate a coil voltage V COIL , are followed by a series charge injection capacitor C S , which provides an input voltage V IN to C P and C N through switches SW P and SW N , respectively. 
The I CH value can be adjusted by choosing proper C S , which will be discussed in Section II-B. Fixed I CH minimizes the switch loss, while unlike a real current source, the voltage drop across C S does not dissipate power, improving the charging efficiency from L 2 to the capacitor pair.
B. Charging Time and Efficiency Analysis
The smaller the charging current, the higher the capacitor charging efficiency and the smaller the power loss in switches, leading to longer charging time. Hence, the charging current I CH should be optimized to charge the capacitors efficiently within a desired period. We modeled the charging time and efficiency depending on I CH with simplified voltage and current waveforms of the capacitor charging system in Fig. 3 . In this analysis, f c is the carrier frequency that is received via V COIL , n is the number of charging cycle, and t[n] is the transition time of
In this simplified model, we assume the following: 1) V COIL is sinusoidal with a constant peak voltage V Peak ; 2) switches turn on and off at ideal times, and V IN becomes equal to V CP or V CN with negligible voltage drop across closed switches when connected to capacitors; 3) during each charging cycle, V CP and V CN are constant, and small voltage increments ΔV CP and ΔV CN are added to V CP and V CN at the end of each cycle, respectively; and 4) C P and C N are equal and charged by the same amount of I CH , i.e.,
When V IN is connected to V CP or V CN for charging, V COIL and I CH can be expressed as
V CP at the nth charging cycle V CP [n] can be obtained from
where ΔV CP [n] is the V CP increment at the nth charging cycle, from the initial condition of
. (5) In (5), t[n] can be written as
With t[n] in (6), ΔV CP [n] can be derived as
Therefore, the charging period T CH during which C P and C N are charged to a target charging voltage ±V TG at the n CH th charging cycle, can be obtained from
The total energy loss in SW P and SW N during n CH charging cycles E SW [n CH ] can be calculated as a sum of switching energy losses in each cycle ΔE SW [n]
where R SW is the switch resistance. The capacitor charging efficiency η CAP from L 2 to the C P and C N pair of capacitors can be expressed as where E CP and E CN are the stored energies in C P and C N , respectively, which are
TG /2, respectively, and E SYS is the energy consumed by the rest of the system during n CH charging cycles.
Smaller I CH increases T CH in (4)- (8), while smaller I CH and R SW increase η CAP in (9)- (11) . Therefore, when the maximum tolerable T CH is known, I CH can be selected to be as small as it takes T CH to charge C P and C N for C S and V Peak values in (3)- (8) . C S should be smaller than C R , and V Peak > V TG .
C. Implementation of the Capacitor Charging System
The overall architecture of the proposed capacitor charging system is shown in Fig. 4 . A power transmitter drives the primary coil L 1 at the designated carrier frequency f c , which induces V COIL across L 2 . The capacitor charger consists of switches driven by high-speed active drivers to charge a bank of four pairs of capacitors C P and C N . A control unit sets a user-defined target charging voltage V TG and generates a sequence signal S CH to operate the four-channel capacitor charger sequentially, which can be utilized in a programmable multielectrode neural stimulation [5] . When charging, the capacitor charger connects V IN to positive and negative capacitors alternately to hold V IN at V CP or V CN , while generating the fixed charging current I CH through C S . In other words, C S operates like a current source that does not dissipate power, while reducing the switching loss in the capacitor charger and significantly improving the charging efficiency from L 2 to the capacitor bank.
In this capacitor charging system, the secondary resonance capacitance C R , connected across L 2 , can be expressed as
where C 2 is the parallel resonant capacitor, C A is the adaptive tuning capacitor, and C Eff is the effective capacitance of the capacitor bank, which varies as the capacitor bank voltage and switching duty cycle change. An adaptive capacitor tuner compensates for C Eff variations by automatically adjusting C A to keep C R constant. Therefore, the secondary L 2 C 2 tank is maintained at resonance during charging, while maximizing V COIL . After the charging cycle, an end-of-charge (EOC) signal connects V IN to GND, and the adaptive capacitor tuner is deactivated, setting C R = C 2 + C S . A dual-output V THcompensated rectifier followed by low-dropout regulators generates the supply voltages V DD and V SS from V COIL , which has little effect on the charging operation as long as the V COIL amplitude is kept constant by the adaptive capacitor tuner. 
III. CIRCUIT DETAILS AND DESIGN CONSIDERATIONS
Fig . 5 shows the schematics of the capacitor charger and one of its active switch drivers. In Fig. 5(a) , if V TG > V CP and S CH = high, the capacitor charger starts charging the capacitor bank C P and C N , with EN = high. When V IN > V CP , the active switch driver DRV P turns on the switch P 1 with V P = low to provide the positive charging current +I CH to C P with a small switch loss. Fig. 5(b) shows the active switch driver (DRV P ) in which P 2 , P 3 , N 2 , and N 3 form a commongate comparator, whose inputs are connected to V CP and V IN . Since the current drawn from V IN is much smaller than the charging current, it has little effect on the charging operation. An offset block, which consists of current sources P 4 and N 4 and control switches P 5 and N 5 , injects additional positive or negative offset current, depending on a feedback voltage V F , to expedite V O transition for fast P 1 switching, maximize the forward current delivered to the capacitor, and minimize the back current to improve the charging efficiency [11] . Since the V O level depends on V IN amplitude, which varies during charging, shoot-through limited inverters level-shift V O to supply levels to drive P 1 with proper V P levels. An offset reset switch N 10 , which is driven by V N , resets the offset by pulling V F = low after P 1 turns off and V IN < V CN for the next C P charging cycle. Here, the timing of the reset signal depends on V IN , which, unlike the process-dependent inverter delay in [11] , is independent of process variations. DRV N has a symmetrical structure with respect to DRV P . variations in (12), which result from C S (= 1 nF in this system) in series with C Eff as it varies with V CP,CN . The switches for tuning capacitors P 17 to P 23 are driven by V DDH , which is the higher voltage between V DD and V COIL , to ensure proper turnoff. Fig. 7 shows the schematic diagram of the dual-output V THcompensated rectifier. V COIL is converted to two half waves V INP and V INN to prevent overvoltage across the following transistors that constitute a positive and negative rectifier pair, generating V RECP and V RECN , respectively. In the positive rectifier, V TH(P 28) of the diode-connected transistor P 28 compensates for V TH(P 27) of the rectifying switch P 27 , resulting in a small voltage drop of V GS(P 27) − V GS(P 28) and high ac-dc power conversion efficiency. R 4 reduces the gate voltage of P 27 by discharging C 6 in case V RECP decreases.
IV. MEASUREMENT RESULTS
A. Chip Micrograph and Measured Waveforms
The four-channel capacitor charging system was fabricated in the TSMC 0.35-μm 4M2P n-well standard CMOS process, occupying 2.1 mm 2 . Fig. 8 shows the chip micrograph and floor plan of the charging system along with the inductive powering setup. A class-E power amplifier on the transmitter side drives the primary coil (L 1 = 6.8 μH and ∅ 1 = 4 cm) at 2 MHz and delivers power across a 15-mm gap to the secondary coil (L 2 = 1.2 μH and ∅ 2 = 1 cm).
The waveforms in Fig. 9 show how the capacitor bank is being efficiently charged from V COIL . In Fig. 9(a) , the peaks of V IN follow V CP and V CN traces during charging because the fixed charging current I CH results in a small constant voltage drop across the capacitor charger switches P 1 and N 1 . With C P = C N = 1 μF, each capacitor pair was charged to V CP = 2 V and V CN = −2 V in 420 μs when V COIL = 2.7 V P . Fig. 9(b) shows the active switching waveforms when V CP,CN = 0, ±1, and ±2 V. When V IN > V CP , P 1 turns on, holding V IN to V CP plus voltage drop across SW P , and the voltage across C S , V COIL − V IN , starts to increase, flowing +I CH into C P . As V CP increases, the switching duty cycle decreases while the slope of V COIL − V IN remains almost the same, generating a fixed charging current. Fig. 10 shows how the adaptive capacitor tuner compensates for the C Eff variations and maintains V COIL amplitude constant during charging. In Fig. 10(a) , the UP signal triggers the up/ down counter, automatically increasing the adaptive tuning capacitor C A to 624 pF as V CP increases. Therefore, C A compensates for the C Eff variations, and the secondary resonance capacitance C R in (12) stays at C 2 + C S during charging, generating a relatively constant V COIL with small ΔV COIL = ±50 mV variations. In Fig. 10(b) , where the adaptive capacitor tuner is deactivated, the V COIL amplitude has dropped by 500 mV because of the resonance capacitor detuning, resulting in V DD reduction and limitation of V CP to only 1.8 V, instead of the 2-V target. Therefore, the adaptive capacitor tuner ensures proper charging operation with sufficient V COIL amplitude against C R detuning. Fig. 11 shows the measured, simulated, and calculated values of the capacitor charging time and efficiency, while sweeping the target charging voltage V TG from ±1 to ±2 V, to verify the accuracy of our measurement as well as provide insight for further improvements. The calculated charging time and efficiency have been derived from (4)- (8) and (9)- (11) in Section II-B, respectively, with f c = 2 MHz, C S = 1 nF, C P = C N = 1 μF, and V Peak = 2.7 V. We assumed that R SW = 1.5−6 Ω depending on V CP,CN and the system supply power P SYS = 400 μW from simulations. In Fig. 11(a) , the 1-μF capacitor pair was charged up to ±2 V in 420 μs. The amount of charging current at each charging cycle gradually decreases as capacitors are charged up because V IN needs longer transition time t[n] in (6) before charging. Therefore, as the capacitor voltages increase, capacitors require longer charging time for the same amount of voltage increment. Shorter charging time in calculations is the result of the ideal switching of SW P and SW N , regardless of V CP,CN levels, which also indicates the maximum possible capacitor charging efficiency.
B. Capacitor Charging Time and Efficiency
In Fig. 11(b) , the charging efficiency was defined as the stored dc energy in the capacitor bank over the total input ac energy of the capacitor charging system. The highest efficiency of 82% was measured when 1-μF capacitors were charged up to V TG = ±2 V. Lower |V CP,CN | increases R SW of P 1 and N 1 switches, leading to larger switching loss and lower charging efficiency as V TG decreases. Discrepancies between measured and simulated efficiencies mainly result from larger R SW of the chip, which was estimated about 4−16 Ω by observing voltage drops across switches, compared to the simulated R SW = 1.5−6 Ω. The calculated charging efficiency with R SW = 4−16 Ω shows closer results to the measured efficiency. While R SW can be further reduced by optimizing the switch sizes, the proposed capacitor charging system achieves a high measured charging efficiency of 63%-82% with C P = C N = 1 μF charged up to ±1 ∼ ±2 V in 132−420 μs. Table I summarized the specifications of the current inductive capacitor charging system prototype. Table II compares the estimated capacitor charging efficiencies η CAP when the conventional Li-ion battery charging methods in Fig. 1 are applied to charge capacitors from 0 to 4.2 V in current source mode.
V. CONCLUSION
We have demonstrated a power-efficient wireless capacitor charging system for inductively powered applications. A fixed charging current generated by applying part of the coil voltage across a series charge injection capacitor charges a capacitor bank with small energy loss, improving the charging efficiency. During charging, an adaptive capacitor tuner maintains the inductive link at resonance, providing a constant coil voltage within a designated window. The charging time and efficiency of the system have also been analyzed to provide designers with better insight toward maximizing the charging efficiency for given charging time and capacitor bank values. This system is expected to improve the overall power efficiency in IMDs that utilize capacitor banks for energy storage and stimulation [5] .
